Formal Verification of Designs with Complex Control by Symbolic Simulation
نویسندگان
چکیده
A new approach for the automatic equivalence checking of behavioral or structural descriptions of designs with complex control is presented. The veriication tool combines symbolic simulation with a hierarchy of equivalence checking methods, including decision-diagram based techniques, with increasing accuracy in order to optimize overall veriication time without giving false negatives. The equivalence checker is able to cope with diierent numbers of control steps and diierent im-plementational details in the two descriptions to be compared.
منابع مشابه
Formal Verification of Descriptions with Distinct Order of Memory Operations
Formal veriication tools must often cope with large memory sizes and indirect addressing. This paper presents a new approach of how to handle memory operations in the symbolic simulation of designs with complex control logic, e.g., processors. The simulator is currently used to check the equivalence of two processor descriptions with distinct order of memory operations. During symbolic simulati...
متن کاملHOL-MDG : A Hybrid Tool for Formal Verification
Formal verification methods fall in one of three categories: theorem proving, decision diagrams based methods and symbolic simulation. In this work, we focus on combining the first two categories. In theorem proving methods, the design’s behavior as well as its structure are described in some formal logic. Then the design structure is proved to conform to the expected behavior using a set of ax...
متن کاملResults of the Verification of a Complex Pipelined Machine Model
ion and Compositional Techniques From Asymmetry to Full Symmetry: New Techniques for Symmetry Reduction in Model Checking . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 E.Allen Emerson, Richard J. Trefler Automatic Error Correction of Large Circuits Using Boolean Decomposition and Abstraction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
متن کاملUsing Symbolic Simulation for Bounded Property Checking
Assuring correctness of digital designs is one of the major tasks in the system design flow. Formal methods have been proposed to accompany commonly used simulation approaches. In this paper we describe a new technique of property checking using symbolic simulation which can be applied to larger designs. This technique seamlessly integrate formal verification and standard simulation. The propos...
متن کاملOn Combining Formal and Informal Verification
We propose algorithms which combine simulation with symbolic methods for the veriication of invariants. The motivation is twofold. First, there are designs which are too complex to be formally veriied using symbolic methods; however by the use of symbolic techniques in conjunction with traditional simulation results in better \coverage" relative to the computational resources used. Additionally...
متن کامل